https://github.com/bluecmd/sim-uart
Verilog UART DPI module
https://github.com/bluecmd/sim-uart
Last synced: 2 months ago
JSON representation
Verilog UART DPI module
- Host: GitHub
- URL: https://github.com/bluecmd/sim-uart
- Owner: bluecmd
- Created: 2014-07-14T18:32:19.000Z (almost 12 years ago)
- Default Branch: master
- Last Pushed: 2014-07-14T21:31:52.000Z (almost 12 years ago)
- Last Synced: 2026-03-08T04:54:22.519Z (3 months ago)
- Language: SystemVerilog
- Homepage:
- Size: 133 KB
- Stars: 4
- Watchers: 1
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
Awesome Lists containing this project
README
sim-uart
========
Verilog UART DPI module
This module can be connected as shown in example.v and will by
default interact with your terminal to allow you to interact with the simulation.
For a live action recording see http://asciinema.org/a/10810
Open a issue or ping me on #openrisc @ FreeNode if you have any questions.