https://github.com/cambridgehackers/fpgamake

Generates Makefiles to synthesize, place, and route verilog using Vivado
https://github.com/cambridgehackers/fpgamake

Last synced: 2 days ago
JSON representation

Generates Makefiles to synthesize, place, and route verilog using Vivado

• Host: GitHub
• URL: https://github.com/cambridgehackers/fpgamake
• Owner: cambridgehackers
• Created: 2014-07-01T13:17:57.000Z (over 10 years ago)
• Default Branch: master
• Last Pushed: 2022-05-24T21:06:50.000Z (over 2 years ago)
• Last Synced: 2024-04-16T23:11:40.526Z (7 months ago)
• Language: Tcl
• Homepage:
• Size: 225 KB
• Stars: 91
• Watchers: 27
• Forks: 22
• Open Issues: 2
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
fpgamake

========

    usage: fpgamake [-h] [-D DEFINE] [--header HEADER] [-o OUTPUT] [-s SYNTH] [-B BOARD] [-p PART] [--xci XCI] [--chipscope CHIPSCOPE] [--constraints CONSTRAINTS] [--tcl TCL]

		    [--floorplan FLOORPLAN] [--preserve-clock-gates PRESERVE_CLOCK_GATES] [--report-nworst-timing-paths REPORT_NWORST_TIMING_PATHS] [-t TOP] [-b BITFILE]

		    [--cachedir CACHEDIR] [-v] [--debug]

		    vpath [vpath ...]

    Generates Makefiles to synthesize, place, and route verilog. Each

    module specified will be synthesized into a separate design

    checkpoint. If a floorplan is provided, each instance of the

    synthesized modules will be separately placed and routed and then

    combined into the top level design.

    positional arguments:

      vpath                 Verilog path

    optional arguments:

      -h, --help            show this help message and exit

      -D DEFINE, --define DEFINE

			    Verilog defines

      --header HEADER       Verilog headers

      -o OUTPUT, --output OUTPUT

			    Output make file

      -s SYNTH, --synth SYNTH

			    Module to synthesize separately

      -B BOARD, --board BOARD

			    Target board name

      -p PART, --part PART  Target part name

      --xci XCI             XCI file to use

      --chipscope CHIPSCOPE

			    chipscope file to use

      --constraints CONSTRAINTS

			    Constraints file to use (.xdc for Xilinx, .sdc for Altera)

      --tcl TCL             User tcl script to use

      --floorplan FLOORPLAN

			    Floorplan XDC.

      --preserve-clock-gates PRESERVE_CLOCK_GATES

			    Do not delete clock gate pins if set to 1

      --report-nworst-timing-paths REPORT_NWORST_TIMING_PATHS

			    Number of unique failing timing paths to report.

      -t TOP, --top TOP     Top verilog file

      -b BITFILE, --bitfile BITFILE

			    Bit file to generate

      --cachedir CACHEDIR   Cache directory

      -v, --verbose         Verbose operation

      --debug               Debug operation

Installation

------------

From Ubuntu packages:

    sudo apt-add-repository -y ppa:jamey-hicks/connectal

    sudo apt-get update

    sudo apt-get -y install fpgamake

From RPM packages, install the appropriate repo file:

* http://download.opensuse.org/repositories/home:/jameyhicks:/connectal/CentOS_7/home:jameyhicks:connectal.repo

* http://download.opensuse.org/repositories/home:/jameyhicks:/connectal/RHEL_7/home:jameyhicks:connectal.repo

* http://download.opensuse.org/repositories/home:/jameyhicks:/connectal/Fedora_20/home:jameyhicks:connectal.repo

    

    yum install fpgamake

From Github:

    git clone https://github.com/cambridgehackers/fpgamake

    git clone https://github.com/cambridgehackers/buildcache

Xilinx KC705 Example

--------------------

Check out or download the fpgamake sources, as above.

    cd examples/uart_kc705; make all

This example requires the BSV compiler.

Altera Terasic DE5 Example

--------------------------

Check out or download the fpgamake sources, as above.

    cd examples/uart_de5; make all

This example requires the BSV compiler.

Vivado Tutorial TD

------------------

To build the Vivado Tutorial TD with fpgamake. Download and unpack the tutorial, and the run the following command:

    SOURCEDIR=/path/to/Vivado_Tutorial_TD/Sources

    XDCDIR=$SOURCEDIR/Sources/xdc

    ./fpgamake --board='noboard' --part='xc7k70tfbg676-2' -b top.bit -o fpgamake.mk -t top -s usbf_top -s or1200_top --floorplan=$XDCDIR/top_flpn.xdc --xdc=$XDCDIR/top.xdc --header=or1200_defines.v --header=usbf_defines.v $SOURCEDIR/hdl

    make -f fpgamake.mk