https://github.com/cerus/arithmetic-logic-unit
ALU representation in Rust
https://github.com/cerus/arithmetic-logic-unit
alu arithmetic-logic-unit computer-science rust
Last synced: 7 months ago
JSON representation
ALU representation in Rust
- Host: GitHub
- URL: https://github.com/cerus/arithmetic-logic-unit
- Owner: cerus
- License: mit
- Created: 2020-07-13T20:47:48.000Z (about 5 years ago)
- Default Branch: master
- Last Pushed: 2020-07-14T07:35:22.000Z (about 5 years ago)
- Last Synced: 2025-01-24T17:44:50.612Z (9 months ago)
- Topics: alu, arithmetic-logic-unit, computer-science, rust
- Language: Rust
- Homepage:
- Size: 12.7 KB
- Stars: 2
- Watchers: 0
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
- License: LICENSE
Awesome Lists containing this project
README
# arithmetic-logic-unit
ALU representation in Rust
## Disclaimer
This is my very first serious Rust project. I really appreciate constructive criticism so please let me know if there's something that I could do better.
## Contents of this repository
This repository contains
- a [binary representation](src/model/binary_representation.rs) capable of converting decimals to binary and back
- logic gates:
- [and gate](src/model/gates/and_gate.rs)
- [or gate](src/model/gates/or_gate.rs)
- [xor gate](src/model/gates/xor_gate.rs)
- [nand gate](src/model/gates/nand_gate.rs)
- [not gate](src/model/gates/not_gate.rs)
- adders:
- [half adder](src/model/adder/half_adder.rs)
- [full adder](src/model/adder/full_adder.rs)
- [ripple carry adder](src/model/adder/ripple_carry_adder.rs)
- subtractors:
- [half subtractor](src/model/subtractor/half_subtractor.rs)
- [full subtractor](src/model/subtractor/full_subtractor.rs)
- [ripple carry subtractor](src/model/subtractor/ripple_carry_subtractor.rs)
## Feedback
Please open an issue for feedback. You can also contact me on Discord (Cerus#5149).