https://github.com/cmpark0126/mips_32bits
Implements 32bits MIPS with verilog. (18.11.25 ~ 18.12.)
https://github.com/cmpark0126/mips_32bits
fpga mips32cpu verilog
Last synced: 5 months ago
JSON representation
Implements 32bits MIPS with verilog. (18.11.25 ~ 18.12.)
- Host: GitHub
- URL: https://github.com/cmpark0126/mips_32bits
- Owner: cmpark0126
- Created: 2018-11-25T10:14:56.000Z (over 7 years ago)
- Default Branch: master
- Last Pushed: 2019-04-04T11:05:49.000Z (over 7 years ago)
- Last Synced: 2025-07-26T04:06:26.911Z (12 months ago)
- Topics: fpga, mips32cpu, verilog
- Language: Verilog
- Homepage:
- Size: 13.1 MB
- Stars: 1
- Watchers: 1
- Forks: 1
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
Awesome Lists containing this project
README
# MIPS_32bits
Implements 32bits MIPS with verilog. (18.11.25 ~ 18.12.)
# supported instruction set
add, addi, sub, and, or, slt, lw, sw, beq, j, SYSCALL(partial)
# Mode
0 > Inner Program running
1 > MIPS Interpreter mode
# sseg_mode
0 > current instruction
1 > register value
# keybord
1-9, a-f > for hex input (instruction used by interpreter mode)
s : start > start inner program or interpreter
r : resume > back to INIT state (when interpreter)
# doc : reference
TeamI_21400337_박천명_21400404_신다현.pdf
# run project
Please check appendix of doc