https://github.com/cw1997/verilog-parser

Verilog HDL Parser
https://github.com/cw1997/verilog-parser

parser parsers verilog verilog-hdl verilog-simulator

Last synced: about 2 months ago
JSON representation

Verilog HDL Parser

• Host: GitHub
• URL: https://github.com/cw1997/verilog-parser
• Owner: cw1997
• License: apache-2.0
• Created: 2021-06-09T08:15:06.000Z (over 3 years ago)
• Default Branch: main
• Last Pushed: 2021-06-14T20:36:13.000Z (over 3 years ago)
• Last Synced: 2023-03-03T05:28:18.686Z (almost 2 years ago)
• Topics: parser, parsers, verilog, verilog-hdl, verilog-simulator
• Language: ANTLR
• Homepage:
• Size: 38.1 KB
• Stars: 4
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project