https://github.com/d3r3k23/vga-console

Console text system for VGA displays
https://github.com/d3r3k23/vga-console

fpga zynq

Last synced: 5 months ago
JSON representation

Console text system for VGA displays

• Host: GitHub
• URL: https://github.com/d3r3k23/vga-console
• Owner: D3r3k23
• License: mit
• Created: 2020-12-30T02:07:18.000Z (over 5 years ago)
• Default Branch: master
• Last Pushed: 2021-09-03T08:33:29.000Z (almost 5 years ago)
• Last Synced: 2025-07-09T03:07:50.168Z (12 months ago)
• Topics: fpga, zynq
• Language: Verilog
• Homepage:
• Size: 14.8 MB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE.txt

Awesome Lists containing this project

README

          
## VGA-Console

This project was implemented on a Blackboard from [Real Digital](https://www.realdigital.org/). The board includes a Xilinx Zynq-7000 SoC with an ARM microprocessor and an Artix FPGA.



The VGA Console IP enables the use of a VGA display as a console for the Blackboard. The system was designed using the Vivado IP Integrator tool. The programmable logic contains an AXI interface to receive data from the processor, and store it in memory. A 80 X 45 array of 7-bit ASCII character and 12-bit color data was stored in block RAM using the Xilinx Block Memory Generator IP. This utilized 2.5 36 kB BRAM tiles on the FPGA. To generate a VGA signal from the character array, a character generator ROM file from Real Digital was used, which generated another BRAM tile. The VGA Console IP output signals are routed through a VGA-HDMI converter module from Real Digital in order to drive the HDMI port on the Blackboard. In addition, the cursor's current position in the character array was outputted to the Blackboard's SSEG display for debugging purposes.

### System block diagram

![System Block Diagram](img/vga_console_system_bd.png?raw=true)

#### *Provided by Real Digital:*

* [HDMI/DVI Encoder IP](https://github.com/RealDigitalOrg/VivadoIP/tree/master/hdmi_tx_1.0)

* [char_rom.v block RAM module](https://www.realdigital.org/doc/93562a1dd6587887f4265d6ecac23929)

### Tests