https://github.com/e-lab/lcms2012_jan-verilog

Verilog for LCMS2012_JAN chip using XEM6010-LX150 fpga
https://github.com/e-lab/lcms2012_jan-verilog

Last synced: 6 days ago
JSON representation

Verilog for LCMS2012_JAN chip using XEM6010-LX150 fpga

• Host: GitHub
• URL: https://github.com/e-lab/lcms2012_jan-verilog
• Owner: e-lab
• Created: 2012-05-29T17:06:10.000Z (over 12 years ago)
• Default Branch: master
• Last Pushed: 2012-08-27T19:32:05.000Z (about 12 years ago)
• Last Synced: 2024-03-26T07:05:15.063Z (8 months ago)
• Language: Verilog
• Size: 273 KB
• Stars: 4
• Watchers: 33
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project