https://github.com/euripedesrocha/tbpp
A simple test library for verilator
https://github.com/euripedesrocha/tbpp
cpp fusesoc verilator verilog
Last synced: over 1 year ago
JSON representation
A simple test library for verilator
- Host: GitHub
- URL: https://github.com/euripedesrocha/tbpp
- Owner: euripedesrocha
- License: bsd-2-clause
- Created: 2020-04-25T19:07:39.000Z (about 6 years ago)
- Default Branch: master
- Last Pushed: 2020-05-03T19:07:10.000Z (about 6 years ago)
- Last Synced: 2025-01-28T23:48:39.677Z (over 1 year ago)
- Topics: cpp, fusesoc, verilator, verilog
- Language: C++
- Size: 128 KB
- Stars: 1
- Watchers: 3
- Forks: 0
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
- License: LICENSE.md
Awesome Lists containing this project
README
# tbpp : A Simple test bench support library for Verilator
This is a simple support library for Verilator based test benchs.
Verilator is a Verilog simulator that generates a C++ model from the Verilog sources.
This librarys adds some helper classes and functions to simplify testbench creation.
This library is for C++ study and intended to use in my projects. No promise of stability on the interface for the next months, this is also very experimental.
This can be used as a fusesoc core.
## simple_tb
For simple combinational designs tbpp::base_tb provides a simple class that eliminates the need to delete the model when it goes out of scope.
## clocked_tb
Most of designs are complex and use a clock to work. This class aims to help on writing complex tests. At this moment the class only adds helper functions to execute cycles of clock and to enable tracing to a file when needed.
At this moment the only implication of this class usage is that the clock signal must be named clk.
The original idea of this code is to use with [Catch2](https://github.com/catchorg/Catch2) as in the example below.
```cpp
constexpr auto enable_tracing = true;
using testbench_type = tbpp::clocked_tb;
TEST_CASE("Example") {
testbench_type dut;
// Select file to trace
dut.trace_to("file_name.vcd");
dut->module_port_access = 0;
// Execute 1 clock cycle
tbpp::run(dut);
// Execute 50 clock cycle
tbpp::run(dut, 50);
}
```
## Future
In the future I intend to add Bus Functional Model support functions and class.