https://github.com/ewdlop/verilog-notes

HDLBit-Pratice. https://hdlbits.01xz.net/wiki/Main_Page
https://github.com/ewdlop/verilog-notes

combinational-logic finte-state-machine flip-flops sequential-logic verilog

Last synced: 24 days ago
JSON representation

HDLBit-Pratice. https://hdlbits.01xz.net/wiki/Main_Page

• Host: GitHub
• URL: https://github.com/ewdlop/verilog-notes
• Owner: ewdlop
• License: mit
• Created: 2021-11-13T20:35:24.000Z (about 3 years ago)
• Default Branch: main
• Last Pushed: 2024-12-22T09:56:39.000Z (29 days ago)
• Last Synced: 2024-12-22T10:31:12.066Z (29 days ago)
• Topics: combinational-logic, finte-state-machine, flip-flops, sequential-logic, verilog
• Language: Verilog
• Homepage:
• Size: 48.8 KB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE.txt
  • Security: SECURITY.md

Awesome Lists containing this project

README

        
# HDLBit-Pratice

Verilog + HDLBit-Pratice

https://hdlbits.01xz.net/wiki/Main_Page

# 

FPGA

https://medium.com/@pixelridge/the-art-of-thought-deploying-neural-networks-onto-fpgas-8e91a75ca366

"One of the primary challenges in deploying multi-layer neural networks onto FPGAs is resource allocation. FPGAs have a finite number of logic gates, and each neuron in our network requires a portion of these resources. It’s akin to assigning seats to an ever-growing audience; there’s only so much space in the concert hall. Engineers must therefore design their networks to be as resource-efficient as possible, which often involves pruning redundant connections and neurons, much like an orchestra might omit unnecessary instruments to achieve a more focused sound."

# 

https://asmbits.01xz.net/wiki/Main_Page

# CPUlator - CPU Assemble Simulator

https://cpulator.01xz.net/

#

https://www.01xz.net/wiki/Main_Page