https://github.com/geekalexis/superscalar-mips

A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines
https://github.com/geekalexis/superscalar-mips

mips processor-architecture verilog

Last synced: 2 months ago
JSON representation

A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines

• Host: GitHub
• URL: https://github.com/geekalexis/superscalar-mips
• Owner: GeekAlexis
• Created: 2019-04-12T03:14:54.000Z (about 6 years ago)
• Default Branch: master
• Last Pushed: 2019-11-28T23:41:29.000Z (over 5 years ago)
• Last Synced: 2025-01-12T17:28:07.700Z (4 months ago)
• Topics: mips, processor-architecture, verilog
• Language: Verilog
• Homepage:
• Size: 47.1 MB
• Stars: 11
• Watchers: 2
• Forks: 3
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# Superscalar-MIPS