https://github.com/geraked/verilog-rle
Verilog Implementation of Run Length Encoding for RGB Image Compression
https://github.com/geraked/verilog-rle
compression-algorithm computer-engineering fpga fpga-programming geraked image-compression image-processing ise matlab rabist rle rle-compression-algorithm run-length-encoding student-project verilog verilog-code verilog-hdl xilinx xilinx-fpga yazd-university
Last synced: 11 days ago
JSON representation
Verilog Implementation of Run Length Encoding for RGB Image Compression
- Host: GitHub
- URL: https://github.com/geraked/verilog-rle
- Owner: geraked
- License: mit
- Created: 2020-07-30T09:45:05.000Z (over 4 years ago)
- Default Branch: master
- Last Pushed: 2021-06-28T05:59:49.000Z (almost 4 years ago)
- Last Synced: 2025-03-31T03:51:29.496Z (30 days ago)
- Topics: compression-algorithm, computer-engineering, fpga, fpga-programming, geraked, image-compression, image-processing, ise, matlab, rabist, rle, rle-compression-algorithm, run-length-encoding, student-project, verilog, verilog-code, verilog-hdl, xilinx, xilinx-fpga, yazd-university
- Language: Verilog
- Homepage:
- Size: 11.6 MB
- Stars: 24
- Watchers: 2
- Forks: 4
- Open Issues: 0