https://github.com/hanayashiki/mips_cpu

5-level pipeline CPU design with interrupt and IO
https://github.com/hanayashiki/mips_cpu

Last synced: 2 months ago
JSON representation

5-level pipeline CPU design with interrupt and IO

• Host: GitHub
• URL: https://github.com/hanayashiki/mips_cpu
• Owner: hanayashiki
• License: mit
• Created: 2018-03-03T12:40:53.000Z (almost 7 years ago)
• Default Branch: master
• Last Pushed: 2018-03-03T12:42:23.000Z (almost 7 years ago)
• Last Synced: 2023-03-10T01:37:10.859Z (almost 2 years ago)
• Language: Verilog
• Size: 34.2 KB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project