https://github.com/hankhsu1996/vscode-better-systemverilog-syntax

Better SystemVerilog Syntax for VS Code
https://github.com/hankhsu1996/vscode-better-systemverilog-syntax

syntax-highlighting systemverilog

Last synced: about 15 hours ago
JSON representation

Better SystemVerilog Syntax for VS Code

• Host: GitHub
• URL: https://github.com/hankhsu1996/vscode-better-systemverilog-syntax
• Owner: hankhsu1996
• License: mit
• Created: 2024-01-28T06:30:47.000Z (10 months ago)
• Default Branch: main
• Last Pushed: 2024-10-26T22:48:16.000Z (20 days ago)
• Last Synced: 2024-10-27T00:01:50.730Z (20 days ago)
• Topics: syntax-highlighting, systemverilog
• Language: SystemVerilog
• Homepage:
• Size: 1.69 MB
• Stars: 3
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • Changelog: CHANGELOG.md
  • License: LICENSE

Awesome Lists containing this project

README

        
# Better SystemVerilog Syntax for Visual Studio Code

[![CI](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax/actions/workflows/vscode-extension-ci.yml/badge.svg)](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax/actions/workflows/vscode-extension-ci.yml)

![Visual Studio Marketplace Version](https://img.shields.io/visual-studio-marketplace/v/hankhsu1996.better-systemverilog-syntax)

![GitHub License](https://img.shields.io/github/license/hankhsu1996/vscode-better-systemverilog-syntax)

## Introduction

Welcome to _Better SystemVerilog Syntax_! This extension enhances your coding experience by providing advanced TextMate grammar support, specifically designed to improve SystemVerilog syntax highlighting. Our aim is to make your coding sessions more enjoyable and productive by enhancing readability and aesthetics.

![showcase](assets/showcase.gif)

## Getting Started

1. **Install the Extension**: You can find _Better SystemVerilog Syntax_ in the VS Code Marketplace. Just search for it and click 'Install'.

2. **Activate Syntax Highlighting**: Once installed, open any `.sv` or `.svh` file, and enjoy enhanced syntax highlighting tailored for SystemVerilog.

## Supported Syntax

Here's a summary of the SystemVerilog syntax support, categorized by chapter:

| Chapter | Title                                          | Status             |

| ------- | ---------------------------------------------- | ------------------ |

| 5       | Lexical conventions                            | 🟢 Implemented     |

| 6       | Data types                                     | 🟢 Implemented     |

| 7       | Aggregate data types                           | 🟢 Implemented     |

| 8       | Classes                                        | 🟢 Implemented     |

| 9       | Processes                                      | 🟢 Implemented     |

| 10      | Assignment statements                          | 🟢 Implemented     |

| 11      | Operators and expressions                      | 🟢 Implemented     |

| 12      | Procedural programming statements              | 🟢 Implemented     |

| 13      | Tasks and functions (subroutines)              | 🟢 Implemented     |

| 14      | Clocking blocks                                | 🟢 Implemented     |

| 15      | Interprocess synchronization and communication | 🟢 Implemented     |

| 16      | Assertions                                     | 🟢 Implemented     |

| 17      | Checkers                                       | 🔴 Not Implemented |

| 18      | Constrained random value generation            | 🟢 Implemented     |

| 19      | Functional coverage                            | 🔴 Not Implemented |

| 20      | Utility system tasks and system functions      | 🟢 Implemented     |

| 21      | Input/output system tasks and system functions | 🟢 Implemented     |

| 22      | Compiler directives                            | 🟢 Implemented     |

| 23      | Modules and hierarchy                          | 🟢 Implemented     |

| 24      | Programs                                       | 🟢 Implemented     |

| 25      | Interfaces                                     | 🟢 Implemented     |

| 26      | Packages                                       | 🟢 Implemented     |

| 27      | Generate constructs                            | 🔴 Not Implemented |

| 28      | Gate-level and switch-level modeling           | 🔴 Not Implemented |

| 29      | User-defined primitives                        | 🔴 Not Implemented |

| 30      | Specify blocks                                 | 🟢 Implemented     |

| 31      | Timing checks                                  | 🟢 Implemented     |

| 32      | Backannotation using the standard delay format | 🔴 Not Implemented |

| 33      | Configuring the contents of a design           | 🟢 Implemented     |

| 34      | Protected envelopes                            | 🔴 Not Implemented |

## Features

### Enhanced Syntax Highlighting

- **Precision**: SystemVerilog syntax is highlighted with unmatched accuracy, ensuring clarity and focus.

- **Robustness**: Even incomplete or unconventional code structures maintain readability and aesthetics.

- **Efficiency**: Minified JSON files ensure quick loading times and minimal performance overhead.

## How to Contribute

Your contributions are essential for ongoing improvements! Here’s how you can help:

- **Issue Reporting**: If you encounter incorrect syntax highlighting, please [open an issue](https://github.com/hankhsu1996/vscode-better-systemverilog-syntax/issues).

- **Pull Requests**: For those looking to contribute code, especially for unimplemented chapters, feel free to submit a pull request. Be sure to include tests!

## License

This project is licensed under the MIT License, meaning it’s free for personal and commercial use. For full details, see the [LICENSE](LICENSE) file.