https://github.com/hlslibs/matchlib_connections

Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)
https://github.com/hlslibs/matchlib_connections

Last synced: about 2 months ago
JSON representation

Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)

• Host: GitHub
• URL: https://github.com/hlslibs/matchlib_connections
• Owner: hlslibs
• License: other
• Created: 2019-11-21T22:03:15.000Z (about 5 years ago)
• Default Branch: master
• Last Pushed: 2024-08-08T23:39:30.000Z (5 months ago)
• Last Synced: 2024-08-10T01:31:45.925Z (5 months ago)
• Language: C++
• Size: 2.49 MB
• Stars: 35
• Watchers: 6
• Forks: 9
• Open Issues: 2
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-opensource-hardware - matchclib_connections

README

        
MatchLib Connections

========

MatchLib Connections is a SystemC library implementing latency-insensitive channels for use by

High-Level synthesis tools.

Documentation on the Connections latency-insensitive channel implementation can be found in the [Connections Guide](pdfdocs/connections-guide.pdf).

Connections has been used as a component of the [MatchLib](https://github.com/NVlabs/matchlib) hardware component library.

For more documentation about compiling and running Connections components, see the MatchLib documentation.

# Contributors

Connections was originally part of the MatchLib project of [NVIDIA Research](https://research.nvidia.com).  

Contributors to the initial open-source release (alphabetical): Jason Clemons, Christopher Fletcher, Davide Giri, Ben Keller, Brucek Khailany, Alicia Klinefelter, Evgeni Krimer, Hyoukjun Kwon, Ziyun Li, Michael Pellauer, Nathaniel Pinckney, Antonio Puglielli, Sophia Shao, Shreesha Srinath, Gopalakrishnan Srinivasan, Christopher Torng, Rangharajan Venkatesan, Sam Xi

Connections's back annotation feature is dependent on RapidJSON released under the MIT License. 

# Attribution

If used for research, please cite the [DAC paper](https://research.nvidia.com/sites/default/files/pubs/2018-06_A-Modular-Digital//dac2018.submitted.pdf):

Brucek Khailany, Evgeni Krimer, Rangharajan Venkatesan, Jason Clemons, Joel S. Emer, Matthew Fojtik, Alicia Klinefelter, Michael Pellauer, Nathaniel Pinckney, Yakun Sophia Shao, Shreesha Srinath, Christopher Torng, Sam (Likun) Xi, Yanqing Zhang, and Brian Zimmer, "A modular digital VLSI flow for high-productivity SoC design," in _Proceedings of the ACM/IEEE Design Automation Conference_, June 2018.