https://github.com/ieee-nitk/password-cracker-on-fpga

This project aims to implement a password cracker on FPGA with Verilog HDL.
https://github.com/ieee-nitk/password-cracker-on-fpga

Last synced: 4 days ago
JSON representation

This project aims to implement a password cracker on FPGA with Verilog HDL.

• Host: GitHub
• URL: https://github.com/ieee-nitk/password-cracker-on-fpga
• Owner: IEEE-NITK
• Created: 2022-10-05T08:15:48.000Z (about 2 years ago)
• Default Branch: main
• Last Pushed: 2023-04-03T13:31:52.000Z (over 1 year ago)
• Last Synced: 2024-12-04T05:26:48.563Z (28 days ago)
• Language: Verilog
• Size: 229 KB
• Stars: 3
• Watchers: 6
• Forks: 4
• Open Issues: 4

Awesome Lists containing this project