Ecosyste.ms: Awesome
An open API service indexing awesome lists of open source software.
https://github.com/jishanshaikh4/digital-circuit-design
Designing of digital circuits based on problems in digital electronics, implemented in logic.ly simulator
https://github.com/jishanshaikh4/digital-circuit-design
digital-circuit-design digital-electronics logicly-simulator
Last synced: about 2 months ago
JSON representation
Designing of digital circuits based on problems in digital electronics, implemented in logic.ly simulator
- Host: GitHub
- URL: https://github.com/jishanshaikh4/digital-circuit-design
- Owner: jishanshaikh4
- Created: 2018-08-13T09:21:38.000Z (over 6 years ago)
- Default Branch: master
- Last Pushed: 2021-07-02T16:43:04.000Z (over 3 years ago)
- Last Synced: 2023-03-04T01:36:27.414Z (almost 2 years ago)
- Topics: digital-circuit-design, digital-electronics, logicly-simulator
- Homepage:
- Size: 2.95 MB
- Stars: 19
- Watchers: 0
- Forks: 0
- Open Issues: 3
-
Metadata Files:
- Readme: README.md
Awesome Lists containing this project
README
# :zero::one: Digital Circuit Design (Digital Electronics)
Designing of digital circuits based on problems in digital electronics, implemented in logic.ly simulator. The PDF document is completed and hence archived.## Assignments
- Design full adder and full subtracter using 3 to 8 decoder and or gates.
- Design 4-bit parallel adder and subtracter circuit.
- Design 2-bit magnitude comparator.
- Construct 4 to 16 decoder using 2 to 4 enable inputs decoders.
- Design an 8 to 1 MUX for the following Boolean function (use B,C and D as control section line) f(A, B, C D) = ∑(0, 3, 5, 6, 8, 9, 14, 15)
- Design 4-bit look-ahead carry adder.
- Design SR, JK, T and D flip flops using Cross couple NAND gates.
- Design 4-bit up and down counter using T flip flops.
- Design 4-bit Binary ripple counter using T flip flops.
- Design BCD ripple counter using JK flip flops.## Sample Images (1(a), 1(b), and 4)
![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/1(a).png)
![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/1(b).png)
![](https://github.com/Jishanshaikh4/digital-circuit-design/blob/master/Sample%20Images/4.png)