https://github.com/kerbsod/fcen-organizaciondelcomputador-1

Sequential logic - Instruction set architecture - Micro programming - Input/Output - Analog/Digital and Digital/Analog conversion - Memory bus
https://github.com/kerbsod/fcen-organizaciondelcomputador-1

cache circuits-simulator isa risc-v sequential-logic

Last synced: 9 months ago
JSON representation

Sequential logic - Instruction set architecture - Micro programming - Input/Output - Analog/Digital and Digital/Analog conversion - Memory bus

• Host: GitHub
• URL: https://github.com/kerbsod/fcen-organizaciondelcomputador-1
• Owner: KerbsOD
• Created: 2025-01-27T07:30:53.000Z (9 months ago)
• Default Branch: master
• Last Pushed: 2025-01-27T08:31:58.000Z (9 months ago)
• Last Synced: 2025-02-06T20:39:34.039Z (9 months ago)
• Topics: cache, circuits-simulator, isa, risc-v, sequential-logic
• Language: Assembly
• Homepage:
• Size: 3.9 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

          
![Logo](Logo.png)

Repositorio correspondiente a OrganizacionDelComputador-1 [Ciencias de la Computación (1993), Facultad de Ciencias Exactas y Naturales (FCEN), Universidad de Buenos Aires.

](https://computacion.dc.uba.ar/plan-de-estudios-1993/)