https://github.com/lim-calculus/system-verilog-testbench

Group 20 Assignment
https://github.com/lim-calculus/system-verilog-testbench

Last synced: 3 days ago
JSON representation

Group 20 Assignment

• Host: GitHub
• URL: https://github.com/lim-calculus/system-verilog-testbench
• Owner: Lim-Calculus
• Created: 2021-09-22T07:31:54.000Z (over 3 years ago)
• Default Branch: main
• Last Pushed: 2021-09-22T07:49:54.000Z (over 3 years ago)
• Last Synced: 2024-11-21T06:34:49.280Z (2 months ago)
• Language: SystemVerilog
• Size: 5.86 KB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project