https://github.com/lombiq/hastlayer-hardware-framework---vitis
Hardware-side component of Hastlayer for Xilinx Vitis FPGAs. See https://hastlayer.com for details.
https://github.com/lombiq/hastlayer-hardware-framework---vitis
fpga vitis xilinx
Last synced: 5 months ago
JSON representation
Hardware-side component of Hastlayer for Xilinx Vitis FPGAs. See https://hastlayer.com for details.
- Host: GitHub
- URL: https://github.com/lombiq/hastlayer-hardware-framework---vitis
- Owner: Lombiq
- License: bsd-3-clause
- Created: 2020-03-28T22:52:18.000Z (about 6 years ago)
- Default Branch: dev
- Last Pushed: 2024-11-05T13:18:47.000Z (over 1 year ago)
- Last Synced: 2025-12-26T16:48:38.533Z (6 months ago)
- Topics: fpga, vitis, xilinx
- Language: SystemVerilog
- Homepage:
- Size: 6.84 MB
- Stars: 2
- Watchers: 4
- Forks: 3
- Open Issues: 1
-
Metadata Files:
- Readme: README.Zynq.md
- License: License.md
Awesome Lists containing this project
README
# Building Hastlayer Zynq components for Trenz TE0715-04-30-1C module
To be able to run Hastlayer accelerated .NET applications on Trenz Electronics TE0715-04-30-1C Zynq 7030 SOM SoC module you have to build the following components:
- [Vivado XSA (Xilinx Shell Archive)](Docs/ZynqVivadoXsa.md)
- [Petalinux SD card image](Docs/ZynqPetaLinux.md)
- [Vitis XPFM (Xilinx Platform Definition)](Docs/ZynqVitisXpfm.md)
- [Vitis XCLBIN (FPGA binary file)](Docs/ZynqVitisXclbin.md)