https://github.com/lordofhyphens/xilinx-spi

Xilinx FPGA-based Serial Periphial Interface Bus implementation in VHDL.
https://github.com/lordofhyphens/xilinx-spi

Last synced: 22 days ago
JSON representation

Xilinx FPGA-based Serial Periphial Interface Bus implementation in VHDL.

• Host: GitHub
• URL: https://github.com/lordofhyphens/xilinx-spi
• Owner: lordofhyphens
• Created: 2009-04-24T22:05:00.000Z (over 15 years ago)
• Default Branch: master
• Last Pushed: 2009-04-25T15:27:01.000Z (over 15 years ago)
• Last Synced: 2023-04-12T10:00:48.514Z (over 1 year ago)
• Homepage:
• Size: 85 KB
• Stars: 2
• Watchers: 2
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project