https://github.com/marcelofcandido/el-tomasulo

Implementation of Tomasulo's algorithm in Verilog for the Computer Architecture and Design II discipline
https://github.com/marcelofcandido/el-tomasulo

computer-architecture hardware processor-architecture tomasulo-algorithm

Last synced: about 2 months ago
JSON representation

Implementation of Tomasulo's algorithm in Verilog for the Computer Architecture and Design II discipline

• Host: GitHub
• URL: https://github.com/marcelofcandido/el-tomasulo
• Owner: MarceloFCandido
• Created: 2019-03-26T15:55:11.000Z (over 6 years ago)
• Default Branch: master
• Last Pushed: 2019-03-26T15:55:51.000Z (over 6 years ago)
• Last Synced: 2024-12-25T16:09:47.876Z (6 months ago)
• Topics: computer-architecture, hardware, processor-architecture, tomasulo-algorithm
• Language: Stata
• Homepage:
• Size: 2.5 MB
• Stars: 0
• Watchers: 0
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README