https://github.com/memgonzales/hdl-flip-flop

Compilation of Verilog behavioral models and test benches for the four types of flip-flops (SR, JK, D, and T)
https://github.com/memgonzales/hdl-flip-flop

behavioral-modeling computer-architecture flip-flop sequential-circuits verilog

Last synced: about 2 months ago
JSON representation

Compilation of Verilog behavioral models and test benches for the four types of flip-flops (SR, JK, D, and T)

• Host: GitHub
• URL: https://github.com/memgonzales/hdl-flip-flop
• Owner: memgonzales
• Created: 2021-06-14T04:17:14.000Z (over 3 years ago)
• Default Branch: master
• Last Pushed: 2022-12-25T15:24:50.000Z (about 2 years ago)
• Last Synced: 2024-04-14T11:45:15.673Z (9 months ago)
• Topics: behavioral-modeling, computer-architecture, flip-flop, sequential-circuits, verilog
• Language: Verilog
• Homepage:
• Size: 102 KB
• Stars: 0
• Watchers: 2
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project