https://github.com/microchiptech/fpga-hls-examples
Open-Source HLS Examples for Microchip FPGAs
https://github.com/microchiptech/fpga-hls-examples
Last synced: 10 days ago
JSON representation
Open-Source HLS Examples for Microchip FPGAs
- Host: GitHub
- URL: https://github.com/microchiptech/fpga-hls-examples
- Owner: MicrochipTech
- License: mit
- Created: 2021-05-13T17:30:19.000Z (over 4 years ago)
- Default Branch: main
- Last Pushed: 2026-01-12T22:30:34.000Z (13 days ago)
- Last Synced: 2026-01-12T22:59:55.381Z (13 days ago)
- Language: C
- Size: 120 MB
- Stars: 49
- Watchers: 8
- Forks: 11
- Open Issues: 3
-
Metadata Files:
- Readme: README.md
- License: LICENSE
Awesome Lists containing this project
README
# fpga-hls-examples
This repository contains open-source (MIT license) high-level synthesis (HLS) C++ Examples for Microchip FPGAs.
The homepage for the Microchip HLS integrated development environment is:
- https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/smarthls-compiler
You can find the Microchip HLS software user guide here:
- https://onlinedocs.microchip.com/v2/keyword-lookup?keyword=fpgahls&redirect=true&version=latest
# Note:
To download the precompiled binaries, go to "Releases" then "Assets" or run the following code
Linux:
bash setup.sh
Windows:
./setup.ps1
Note that by default, Windows restricts script execution. To allow scripts, right-click the PowerShell icon and select "Run as administrator" then run
Set-ExecutionPolicy Unrestricted
or set execution policy for current user only
Set-ExecutionPolicy Unrestricted -Scope CurrentUser
## Tutorials and Trainings
Example | Description
--------|------------
[sobel_tutorial](./sobel_tutorial)|HLS Tutorial: Sobel Filter Edge Detection Example.
[Training1](./Training1)|SmartHLS™ Training Session 1: Image Processing on the PolarFire® Video Kit
[Training2](./Training2)|SmartHLS™ Training Session 2: Multi-threaded Digit Recognition on the PolarFire® Video Kit
[Training3](./Training3)|SmartHLS™ Training Session 3: AXI Interfaces to DDR & Mi-V Soft Processor on the PolarFire® Video Kit
[Training4](./Training4)|SmartHLS™ Training Session 4: SmartHLS™ Training for Microchip PolarFire® SoC Flow
## Examples of HLS Features
Example | Description
--------|------------
[axi_initiator](./axi_initiator)|Example of an AXI4-Initiator top-level interface.
[axi_target](./axi_target)|Example of an AXI4-Target top-level interface.
[Canny_RISCV](./Canny_RISCV)|Integrating a SmartHLS module created using the IP Flow into the RISC-V subsystem.
[ECC_demo](./ECC_demo)|Example of Error Correction Code feature.
[auto_instrument](./auto_instrument/)|Example of Automatic On-Chip Instrumentation feature.
## Simple Examples
Example | Description
--------|------------
[udp_tx](./udp_tx)|Simple UDP Transmit (TX) core from a network stack.
[fp_mult](./fp_mult)|Arbitrary precision floating-point multiplication core.
## Advanced Examples
Example | Description
--------|------------
[RISC-V example](./risc-v-demo)|End-to-end SmartHLS + RISC-V + H264 over Ethernet Example.