https://github.com/mohammadmahdi-abdolhosseini/computer-architecture-lab

Computer Architecture Lab - Assignments - Fall 2023
https://github.com/mohammadmahdi-abdolhosseini/computer-architecture-lab

arm-processor fpga modelsim quartus2 systemverilog verilog vhdl

Last synced: 5 days ago
JSON representation

Computer Architecture Lab - Assignments - Fall 2023

• Host: GitHub
• URL: https://github.com/mohammadmahdi-abdolhosseini/computer-architecture-lab
• Owner: MohammadMahdi-Abdolhosseini
• Created: 2023-11-06T08:51:21.000Z (about 1 year ago)
• Default Branch: main
• Last Pushed: 2024-02-01T17:02:24.000Z (10 months ago)
• Last Synced: 2024-02-01T19:40:05.279Z (10 months ago)
• Topics: arm-processor, fpga, modelsim, quartus2, systemverilog, verilog, vhdl
• Language: SystemVerilog
• Homepage:
• Size: 3.86 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project