https://github.com/monsij/hardware_modelling

A repository with common digital circuit models made with System Verilog.
https://github.com/monsij/hardware_modelling

systemverilog

Last synced: 24 days ago
JSON representation

A repository with common digital circuit models made with System Verilog.

• Host: GitHub
• URL: https://github.com/monsij/hardware_modelling
• Owner: monsij
• License: mit
• Created: 2018-09-14T05:58:40.000Z (about 6 years ago)
• Default Branch: master
• Last Pushed: 2018-09-21T05:25:53.000Z (about 6 years ago)
• Last Synced: 2023-08-04T06:57:59.726Z (over 1 year ago)
• Topics: systemverilog
• Language: Verilog
• Size: 8.79 KB
• Stars: 2
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project