https://github.com/mustafahakkoz/mips_projects

A single cycle circuit design with additional instrucitons like JRS, ORI, BGZEAL, SLLV, JMSUB, BALV on ModelSim Simulator is implemented.
https://github.com/mustafahakkoz/mips_projects

assembly computer-organization mips modelsim

Last synced: 6 days ago
JSON representation

A single cycle circuit design with additional instrucitons like JRS, ORI, BGZEAL, SLLV, JMSUB, BALV on ModelSim Simulator is implemented.

• Host: GitHub
• URL: https://github.com/mustafahakkoz/mips_projects
• Owner: mustafahakkoz
• Created: 2020-07-19T11:41:04.000Z (over 4 years ago)
• Default Branch: master
• Last Pushed: 2020-07-19T12:22:51.000Z (over 4 years ago)
• Last Synced: 2024-11-29T18:12:09.973Z (2 months ago)
• Topics: assembly, computer-organization, mips, modelsim
• Language: Assembly
• Homepage:
• Size: 2.44 MB
• Stars: 3
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
## MIPS_Projects

2019-2020 Spring CSE3038 - Computer Organiztion

Mahmut Aktaş – 150115010  

Mustafa Abdullah Hakkoz – 150117509  

In this project, we are supposed to work on two seperate assignments.

**For the first project**, 3 practical **MIPS problems** are solved.  

**For the second project**, **a single cycle circuit design** with additional instrucitons like **JRS, ORI, BGZEAL, SLLV, JMSUB, BALV** on ModelSim Simulator is implemented. 

Project manuals and a detailed reports are also included on each project's folder.

## [project1](https://github.com/mustafahakkoz/MIPS_Projects/tree/master/project1)

## [project2](https://github.com/mustafahakkoz/MIPS_Projects/tree/master/project2)