https://github.com/namberino/simple-uart

Simple UART implementation in FPGA
https://github.com/namberino/simple-uart

fpga uart verilog

Last synced: about 11 hours ago
JSON representation

Simple UART implementation in FPGA

• Host: GitHub
• URL: https://github.com/namberino/simple-uart
• Owner: namberino
• Created: 2024-06-04T13:52:51.000Z (8 months ago)
• Default Branch: main
• Last Pushed: 2024-12-24T07:18:12.000Z (28 days ago)
• Last Synced: 2024-12-24T08:26:55.431Z (28 days ago)
• Topics: fpga, uart, verilog
• Language: Verilog
• Homepage:
• Size: 6.84 KB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# UART implementation in FPGA

This is a UART implementation in FPGA.

This uses the Apio framework and was made for the iCEstick boards.