https://github.com/nathsou/hdl

Hardware Description (and Simulation) Library
https://github.com/nathsou/hdl

electrical-engineering hardware-description hardware-description-language hardware-design logic-gates simulation simulator tri-state

Last synced: about 1 month ago
JSON representation

Hardware Description (and Simulation) Library

• Host: GitHub
• URL: https://github.com/nathsou/hdl
• Owner: nathsou
• Created: 2022-04-18T09:27:21.000Z (over 2 years ago)
• Default Branch: main
• Last Pushed: 2022-07-11T21:44:40.000Z (over 2 years ago)
• Last Synced: 2024-10-11T20:42:53.765Z (2 months ago)
• Topics: electrical-engineering, hardware-description, hardware-description-language, hardware-design, logic-gates, simulation, simulator, tri-state
• Language: TypeScript
• Homepage:
• Size: 1.13 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 1
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# HDL

Hardware Description (and Simulation) Library

![8-bit adder using 74xx series gates](res/adder8.svg)

## Resources

- http://cs.ecs.baylor.edu/~maurer/CSI5346/