https://github.com/nonrational/fpga-dsd

Learning Digital System Design with Field Programmable Gate Arrays
https://github.com/nonrational/fpga-dsd

Last synced: 3 days ago
JSON representation

Learning Digital System Design with Field Programmable Gate Arrays

• Host: GitHub
• URL: https://github.com/nonrational/fpga-dsd
• Owner: nonrational
• Created: 2020-02-05T18:02:19.000Z (almost 5 years ago)
• Default Branch: master
• Last Pushed: 2020-05-17T17:40:31.000Z (over 4 years ago)
• Last Synced: 2023-03-22T17:17:26.673Z (over 1 year ago)
• Language: SystemVerilog
• Size: 25.8 MB
• Stars: 0
• Watchers: 3
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project