https://github.com/ps2/subg_rfspy

General purpose firmware for CC111x for sub-ghz RF comms.
https://github.com/ps2/subg_rfspy

Last synced: 3 months ago
JSON representation

General purpose firmware for CC111x for sub-ghz RF comms.

Host: GitHub
URL: https://github.com/ps2/subg_rfspy
Owner: ps2
License: mit
Created: 2015-12-01T22:43:10.000Z (over 10 years ago)
Default Branch: master
Last Pushed: 2020-11-02T05:30:16.000Z (over 5 years ago)
Last Synced: 2025-04-19T18:13:04.682Z (about 1 year ago)
Language: C
Homepage:
Size: 221 KB
Stars: 22
Watchers: 11
Forks: 38
Open Issues: 3
Metadata Files:
- Readme: Readme.md
- License: LICENSE

Awesome Lists containing this project

README

# subg_rfspy

[![Build Status](https://travis-ci.org/ps2/subg_rfspy.svg?branch=master)](https://travis-ci.org/ps2/subg_rfspy)

## Pre-Requisites for Building subg_rfspy

[sdcc] (http://sdcc.sourceforge.net/) version >= 3.7.0 is required for this build. There is a [docker image](https://hub.docker.com/r/ps2docker/sdcc_docker/) available for this purpose.

It's also possible to build it under Windows. The best way to do this is to:

1. install SDCC version 3.7.0
2. install Cygwin
3. use Cygwin to install make
4. Use cygwin bash to build the project

To install, you'll need [cc-tool](https://github.com/dashesy/cc-tool)

# Building and Installing

```
make -f Makefile.spi1_alt2 install

```

# Building and Installing using docker
```
docker run -v `pwd`:/subg_rfspy ps2docker/sdcc_docker /bin/sh -c "cd /subg_rfspy; make -f Makefile.spi1_alt2
cc-tool -n CC1110 --log install.log -ew output/spi1_alt2_RILEYLINK_US_STDLOC/spi1_alt2_RILEYLINK_US_STDLOC.hex
```

# Radio Frequency Selection

This code defaults to building firmware that is tuned to 916.5 Mhz. You can also build a 'WorldWide' firmware. This changes the default frequency to 868 and tweaks a few other settings.

make -f Makefile.spi1_alt2 RADIO_LOCALE=WW

# Protocol

See [protocol.md](protocol.md)

# Addendum

## Serial/Uart Support

Serial support is no longer supported. See [serial.md](serial.md) for
historical information.

## Supported Registers

### SYNC1 (0x00)

Sync Word, High Byte. 8 MSB of 16-bit sync word.

### SYNC0 (0x01)

Sync Word, Low Byte. 8 LSB of 16-bit sync word.

### PKTLEN (0x02)

Packet Length. Indicates the packet length when fixed length packets are enabled. If
variable length packets are used, this value indicates the maximum length
packets allowed.

### PKTCTRL1 (0x03)

Packet Automation Control. Different bit ranges have different functions.
See CC1110/CC1111 datasheet for more information.

### PKTCTRL0 (0x04)

Packet Automation Control. Different bit ranges have different functions.
See CC1110/CC1111 datasheet for more information.

### ADDR (0x05)

Device Address. Address used for packet filtration. Optional broadcast addresses are 0
(0x00) and 255 (0xFF).

### CHANNR (0x06)

Channel Number. The 8-bit unsigned channel number, which is multiplied by the channel
spacing setting and added to the base frequency.

### FSCTRL1 (0x07)

Frequency Synthesizer Control.

### FSCTRL0 (0x08)

Frequency Synthesizer Control. Frequency offset added to the base frequency before being used by the
FS.

### FREQ2 (0x09)

Frequency Control Word, High Byte.

### FREQ1 (0x0A)

Frequency Control Word, Middle Byte.

### FREQ0 (0x0B)

Frequency Control Word, Low Byte.

### MDMCFG4 (0x0C)