https://github.com/pseudoincorrect/verilog_labs

Verilog labs
https://github.com/pseudoincorrect/verilog_labs

c dsp soft-cpu verilog

Last synced: 24 days ago
JSON representation

Verilog labs

• Host: GitHub
• URL: https://github.com/pseudoincorrect/verilog_labs
• Owner: pseudoincorrect
• Created: 2018-12-02T09:48:07.000Z (about 6 years ago)
• Default Branch: master
• Last Pushed: 2018-12-02T09:50:32.000Z (about 6 years ago)
• Last Synced: 2023-02-28T23:56:32.439Z (almost 2 years ago)
• Topics: c, dsp, soft-cpu, verilog
• Language: C
• Homepage:
• Size: 6.95 MB
• Stars: 0
• Watchers: 2
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project