https://github.com/pulp-platform/pulp_soc

pulp_soc is the core building component of PULP based SoCs
https://github.com/pulp-platform/pulp_soc

pulp riscv systemverilog

Last synced: 5 months ago
JSON representation

pulp_soc is the core building component of PULP based SoCs

• Host: GitHub
• URL: https://github.com/pulp-platform/pulp_soc
• Owner: pulp-platform
• License: other
• Created: 2018-02-08T14:10:24.000Z (over 8 years ago)
• Default Branch: master
• Last Pushed: 2025-03-10T10:25:25.000Z (over 1 year ago)
• Last Synced: 2025-04-22T12:35:04.324Z (about 1 year ago)
• Topics: pulp, riscv, systemverilog
• Language: Python
• Homepage:
• Size: 1.13 MB
• Stars: 79
• Watchers: 9
• Forks: 82
• Open Issues: 11
• Metadata Files:
  • Readme: README.md
  • Changelog: CHANGELOG.md
  • License: LICENSE

Awesome Lists containing this project

README

          
# pulp_soc

The `pulp_soc` repository contains the structure of the SoC microcontroller

subsystem used in PULPissimo (single-core) and PULP (multi-core) chips.

For more details on the internal architecture, see the README.md in the

`pulpissimo` repository.