Ecosyste.ms: Awesome
An open API service indexing awesome lists of open source software.
https://github.com/pulp-platform/snitch
⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
https://github.com/pulp-platform/snitch
Last synced: 8 days ago
JSON representation
⛔ DEPRECATED ⛔ Lean but mean RISC-V system!
- Host: GitHub
- URL: https://github.com/pulp-platform/snitch
- Owner: pulp-platform
- License: apache-2.0
- Archived: true
- Created: 2020-08-21T09:57:34.000Z (about 4 years ago)
- Default Branch: master
- Last Pushed: 2023-11-22T18:34:30.000Z (12 months ago)
- Last Synced: 2024-08-01T01:27:45.467Z (3 months ago)
- Language: SystemVerilog
- Homepage:
- Size: 13.9 MB
- Stars: 215
- Watchers: 9
- Forks: 51
- Open Issues: 0
-
Metadata Files:
- Readme: README.md
- Contributing: CONTRIBUTING.md
- License: LICENSE
- Codeowners: .github/CODEOWNERS
Awesome Lists containing this project
- awesome-riscv - snitch@pulp - 2.0|![](https://img.shields.io/github/stars/pulp-platform/snitch?label=★) (Open Source Core Implementations)
- awesome-opensource-hardware - snitch
README
[![License](https://img.shields.io/badge/License-Apache%202.0-blue.svg)](https://opensource.org/licenses/Apache-2.0)
# DEPRECATED
This repository has been deprecated. However, development on Snitch-related projects continues in the following new dedicated repositories:
* Snitch cluster: https://github.com/pulp-platform/snitch_cluster
* Occamy: https://github.com/pulp-platform/occamy
* Banshee: https://github.com/pulp-platform/banshee# Snitch System
This monolithic repository hosts software and hardware for the Snitch generator and generated systems.
## Getting Started
To get started, check out the [getting started guide](https://pulp-platform.github.io/snitch/ug/getting_started/).
## Content
What can you expect to find in this repository?
- The [Snitch integer core](https://pulp-platform.github.io/snitch/rm/snitch/). This can be useful stand-alone if you are just
interested in re-using the core for your project, e.g., as a tiny control core
or you want to make a peripheral smart. The sky is the limit.
- The [Snitch cluster](https://pulp-platform.github.io/snitch/ug/snitch_cluster/). A highly configurable cluster containing one to many
integer cores with optional floating-point capabilities as well as our custom
ISA extensions `Xssr`, `Xfrep`, and `Xdma`.
- Any other system that is based on Snitch compute elements. Right now, we do not
have any open-sourced yet, but be sure that this is going to change.## Tool Requirements
* `verilator = v4.100`
* `bender >= v0.21.0`## License
Snitch is being made available under permissive open source licenses.
The following files are released under Apache License 2.0 (`Apache-2.0`) see `LICENSE`:
- `sw/`
- `util/`The following files are released under Solderpad v0.51 (`SHL-0.51`) see `hw/LICENSE`:
- `hw/`
The `sw/vendor` directory contains third-party sources that come with their own
licenses. See the respective folder for the licenses used.- `sw/vendor/`
## Publications
If you use Snitch in your work, you can cite us:
Snitch: A tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads
```
@article{zaruba2020snitch,
title={Snitch: A tiny Pseudo Dual-Issue Processor for Area and Energy Efficient Execution of Floating-Point Intensive Workloads},
author={Zaruba, Florian and Schuiki, Fabian and Hoefler, Torsten and Benini, Luca},
journal={IEEE Transactions on Computers},
year={2020},
publisher={IEEE}
}
```Stream semantic registers: A lightweight risc-v isa extension achieving full compute utilization in single-issue cores
```
@article{schuiki2020stream,
title={Stream semantic registers: A lightweight risc-v isa extension achieving full compute utilization in single-issue cores},
author={Schuiki, Fabian and Zaruba, Florian and Hoefler, Torsten and Benini, Luca},
journal={IEEE Transactions on Computers},
volume={70},
number={2},
pages={212--227},
year={2020},
publisher={IEEE}
}
```---
Other work which can be found in or contributed to this repository:
Banshee: A Fast LLVM-Based RISC-V Binary Translator
```
@INPROCEEDINGS{9643546,
author={Riedel, Samuel and Schuiki, Fabian and Scheffler, Paul and Zaruba, Florian and Benini, Luca},
booktitle={2021 IEEE/ACM International Conference On Computer Aided Design (ICCAD)},
title={Banshee: A Fast LLVM-Based RISC-V Binary Translator},
year={2021},
volume={},
number={},
pages={1-9},
doi={10.1109/ICCAD51958.2021.9643546}
}
```Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing
```
@ARTICLE{9296802,
author={Zaruba, Florian and Schuiki, Fabian and Benini, Luca},
journal={IEEE Micro},
title={Manticore: A 4096-Core RISC-V Chiplet Architecture for Ultraefficient Floating-Point Computing},
year={2021},
volume={41},
number={2},
pages={36-42},
doi={10.1109/MM.2020.3045564}
}
```Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra
```
@INPROCEEDINGS{9474230,
author={Scheffler, Paul and Zaruba, Florian and Schuiki, Fabian and Hoefler, Torsten and Benini, Luca},
booktitle={2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)},
title={Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra},
year={2021},
volume={},
number={},
pages={1787-1792},
doi={10.23919/DATE51398.2021.9474230}
}
```