https://github.com/radinshahdaei/ce40223-dsd

Practical assignments and projects for "Digital Systems Design".
https://github.com/radinshahdaei/ce40223-dsd

verilog

Last synced: 2 days ago
JSON representation

Practical assignments and projects for "Digital Systems Design".

• Host: GitHub
• URL: https://github.com/radinshahdaei/ce40223-dsd
• Owner: radinshahdaei
• Created: 2024-08-02T07:19:48.000Z (6 months ago)
• Default Branch: main
• Last Pushed: 2024-08-02T07:32:12.000Z (6 months ago)
• Last Synced: 2024-11-29T19:23:59.624Z (2 months ago)
• Topics: verilog
• Language: Verilog
• Homepage:
• Size: 3.23 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# CE40223 - Digital Systems Design

This repository contains the assignments, midterm and project for this course in the Spring 2024 semester.