Ecosyste.ms: Awesome

An open API service indexing awesome lists of open source software.

Awesome Lists | Featured Topics | Projects

https://github.com/regymm/genz

Last synced: 7 days ago
JSON representation

Host: GitHub
URL: https://github.com/regymm/genz
Owner: regymm
License: mit
Created: 2024-10-14T13:08:29.000Z (4 months ago)
Default Branch: master
Last Pushed: 2025-01-21T13:25:02.000Z (18 days ago)
Last Synced: 2025-01-29T19:48:43.903Z (10 days ago)
Language: C
Size: 2.54 MB
Stars: 16
Watchers: 2
Forks: 1
Open Issues: 0
Metadata Files:
- Readme: README.md

Awesome Lists containing this project

README

        ## GenZ: the open-source Zynq 7000 BSP generator

![banner](doc/pic/banner.png)

[Awesome through 2035!](https://www.hackster.io/news/product-lifecycle-extension-for-all-7-series-xilinx-devices-through-2035-4b690dac2d42)

GenZ is a FOSS BSP generator for the Zynq 7000 Processing System (PS). It emits the `ps7_init.c`, `ps7_init.h` and `xparameters.h` required for FSBL building and PS software development, from a simple, text-based configuration. 

Together with [OpenXC7](https://github.com/openXC7/), [Xilinx embeddedsw](https://github.com/Xilinx/embeddedsw), and [Antmicro zynq-mkbootimage](https://github.com/antmicro/zynq-mkbootimage), full Zynq 7000 PS/PL development can be done with NO PROPRIETY TOOLS. 

### Get started

There's a bunch of examples! 

[PL only](./examples/1-pl-only) 

[FCLK / 🔥High FCLK](./examplex/2-fclk)  

[EMIO](./examples/3-emio)

[AXI](./examples/4-axi)

[UART / 🔥High-baud UART](./examples/5-uart)

[🕊️No DDR SD Boot, Fully-free](./examples/6-noddr-sdboot)

[🔥ARM overclock](./examples/only-foss-can-do/1-apu-oc)

### More information

[This](./examples/6-noddr-sdboot/README.md) contains detailed instructions and backgrounds to use GenZ. 

[This gist](https://gist.github.com/regymm/1265dd6e9885983dc1d9977e42724319) contains my notes for [PrjXray](https://github.com/openXC7/prjxray), the fuzzer for 7-series FPGAs that generate databases for OpenXC7. 

### Funding

This project is funded through [NGI0 Entrust](https://nlnet.nl/entrust), a fund established by [NLnet](https://nlnet.nl) with financial support from the European Commission's [Next Generation Internet](https://ngi.eu) program. Learn more at the [NLnet project page](https://nlnet.nl/project/PTP-timingcard-gateware).

[](https://nlnet.nl) [](https://nlnet.nl/entrust)