https://github.com/seldridge/verilog_tex

Document and example code for introductory (and not so introductory) Verilog
https://github.com/seldridge/verilog_tex

Last synced: 2 days ago
JSON representation

Document and example code for introductory (and not so introductory) Verilog

• Host: GitHub
• URL: https://github.com/seldridge/verilog_tex
• Owner: seldridge
• Created: 2012-09-19T23:38:07.000Z (about 12 years ago)
• Default Branch: master
• Last Pushed: 2012-09-20T00:02:52.000Z (about 12 years ago)
• Last Synced: 2023-03-22T11:23:34.714Z (over 1 year ago)
• Language: TeX
• Size: 102 KB
• Stars: 1
• Watchers: 2
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README

Awesome Lists containing this project

README

        
verilog_tex repo

Zafar M. Takhirov ([email protected])

Schuyler Eldridge ([email protected])

Boston University 2012

The intent of verilog.tex and the additional example code is to

provide a single resource for students in basic and advanced logic

design and computer architecture courses utilizing the Verilog HDL.