https://github.com/sepandhaghighi/verilogparser

Simple Verilog Parser In Python
https://github.com/sepandhaghighi/verilogparser

Last synced: about 2 months ago
JSON representation

Simple Verilog Parser In Python

• Host: GitHub
• URL: https://github.com/sepandhaghighi/verilogparser
• Owner: sepandhaghighi
• License: mit
• Created: 2017-10-29T14:33:38.000Z (almost 8 years ago)
• Default Branch: master
• Last Pushed: 2017-12-31T21:27:52.000Z (almost 8 years ago)
• Last Synced: 2025-04-20T18:38:58.760Z (6 months ago)
• Language: Python
• Size: 443 KB
• Stars: 15
• Watchers: 5
• Forks: 5
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

README

          



__   __  ___  _ __ (_)| |  ___    __ _  _ __    __ _  _ __  ___   ___  _ __ 

\ \ / / / _ \| '__|| || | / _ \  / _` || '_ \  / _` || '__|/ __| / _ \| '__|

 \ V / |  __/| |   | || || (_) || (_| || |_) || (_| || |   \__ \|  __/| |   

  \_/   \___||_|   |_||_| \___/  \__, || .__/  \__,_||_|   |___/ \___||_|   

                                 |___/ |_|                                  












  







	

----------


## Overview			

Simple verilog parser and simulator in python





Application FlowChart




## Installation		

### Source Code

- Download [Version 0.23](https://github.com/sepandhaghighi/verilogparser/archive/v0.23.zip) or [Latest Source ](https://github.com/sepandhaghighi/verilogparser/archive/master.zip)

-  Run `pip install -r requirements.txt` or `pip3 install -r requirements.txt` (Need root access)

- `python3 setup.py install` or `python setup.py install` (Need root access)				

### PyPI

- Check [Python Packaging User Guide](https://packaging.python.org/installing/)   

- `pip install verilogparser` or `pip3 install verilogparser` (Need root access)

## Usage

### CLI		

	

- Test All Cases :  `python -m verilogparser file.v all`

- Test Random Cases : `python -m verilogparser  file.v random test_number(*optional)`

- Manually Test : `python -m verilogparser file.v input input_vector`

- Module Detail : `python -m verilogparser file.v detail`

- Deductive Simulation : `python -m verilogparser file.v input 1,1 deductive` or `python -m verilogparser file.v all deductive`

- Delay Simulation : `python -m verilogparser file.v input 1,1 time slot`

### Outputs

- Delay analysis in `filename_time.csv`

- Deductive simulation in `filename.ds`

- Logic analysis in `filename.csv` and `filename.log`





Screen Record

			


## Issues & Bug Reports			

Just fill an issue and describe it. I'll check it ASAP!							

or send an email to [sepand@qpage.ir](mailto:sepand@qpage.ir "sepand@qpage.ir"). 

## Contribution			

You can fork the repository, improve or fix some part of it and then send the pull requests back if you want to see them here. I really appreciate that. ❤️			

Remember to write a few tests for your code before sending pull requests. 

## License



## Donate to our project

								

Bitcoin :
					


```1XGr9qbZjBpUQJJSB6WtgBQbDTgrhPLPA```			

Payping (For Iranian citizens) :