https://github.com/shuregg/fpga-practicum

learning about FPGA
https://github.com/shuregg/fpga-practicum

fpga fpga-programming rtl systemverilog verilog vivado xilinx

Last synced: 28 days ago
JSON representation

learning about FPGA

• Host: GitHub
• URL: https://github.com/shuregg/fpga-practicum
• Owner: Shuregg
• Created: 2024-02-20T10:09:29.000Z (11 months ago)
• Default Branch: main
• Last Pushed: 2024-05-20T09:24:49.000Z (8 months ago)
• Last Synced: 2024-05-20T20:37:36.950Z (8 months ago)
• Topics: fpga, fpga-programming, rtl, systemverilog, verilog, vivado, xilinx
• Language: SystemVerilog
• Homepage:
• Size: 1.24 MB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# FPGA-practicum