An open API service indexing awesome lists of open source software.

https://github.com/skpro-glitch/multi-bit-comparator

Variations of a multi-bit generalized comparator for different area and timing.
https://github.com/skpro-glitch/multi-bit-comparator

altera-quartus comparator digital-design fpga fpga-programming logic-circuit low-power power-gating register-transfer-level rtl rtl-design serial-port serialization verilog-hdl vlsi vlsi-design xilinx-vivado

Last synced: about 1 month ago
JSON representation

Variations of a multi-bit generalized comparator for different area and timing.

Awesome Lists containing this project

README

        

# Multi-Bit-Comparator

**Author:** Soham Kapur

**Description:** Variations of a generalized multi-bit/magnitude comparator with trade-offs among timing and area.

**Tools Used:** Verilog HDL, Xilinx Vivado, Altera Quartus

**Concepts Used:** Clock gating, Power gating, Area-Power-Timing trade-off, Comparator

**Device Simulated:** Cyclone IV E: EP4CE115F29C7

**Multi Bit Comparator with Power Gating:** 4-bit Comparator

![image](https://github.com/user-attachments/assets/83017971-f21f-4b3d-ba02-daf77f90432b)

**Single Bit Comparator with Power Gating:** Fmax = 103.69 MHz

![image](https://github.com/user-attachments/assets/ba54a9f9-df3f-4b8d-9bd7-729253db7038)

**Serialized Multi Bit Comparator:** Fmax = 118.88 MHz

![image](https://github.com/user-attachments/assets/fffdd3b8-c5a5-40d7-b859-9f90e69871de)