https://github.com/socxin/zlg217

L4 R4：ZLG Cortex-M0 96MHz MCU (ZLG217)
https://github.com/socxin/zlg217

dac mcu qitas zlg

Last synced: about 1 month ago
JSON representation

L4 R4：ZLG Cortex-M0 96MHz MCU (ZLG217)

• Host: GitHub
• URL: https://github.com/socxin/zlg217
• Owner: SoCXin
• Created: 2018-11-30T15:34:00.000Z (about 6 years ago)
• Default Branch: master
• Last Pushed: 2020-11-11T11:10:07.000Z (about 4 years ago)
• Last Synced: 2024-11-05T10:31:43.807Z (3 months ago)
• Topics: dac, mcu, qitas, zlg
• Homepage:
• Size: 2.32 MB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# [ZLG217](https://github.com/SoCXin/ZLG217)

[![sites](http://182.61.61.133/link/resources/SoC.png)](http://www.SoC.Xin)

#### [Vendor](https://github.com/SoCXin/Vendor)：[ZLG](https://www.zlgmcu.com)

#### [Core](https://github.com/SoCXin/Cortex)：[Cortex M0](https://github.com/SoCXin/CM0)

#### [Level](https://github.com/SoCXin/Level)：96 MHz  * 1.25 DMIPS/MHz

[ZLG217](https://github.com/SoCXin/ZLG217) 128KB Flash，20KB SRAM，UART/SPI/I2C配置3/2/2，7个定时器，2个12位的DAC，7通道DMA控制器，51个快速IO通道，LQFP64封装

#### 核心功能

* 12 bit DAC

* USB

### [资源收录](https://github.com/SoCXin/ZLG217)

* [资源](src/)

* [文档](docs/)

* [官方开源工程](https://github.com/zlgopen/ametal)

### [选型建议](https://github.com/SoCXin)

[ZLG217](https://github.com/SoCXin/ZLG217) 和 [ZLG237](https://github.com/SoCXin/ZLG237)的主要区别在于DAC和ADC，后者拥有CAN接口无USB

###  [SoC芯平台](http://www.SoC.Xin)