https://github.com/soham9284/100_days_of_verilog

https://github.com/soham9284/100_days_of_verilog

verilog verilog-hdl vlsi-design xilinx-vivado

Last synced: 1 day ago
JSON representation

• Host: GitHub
• URL: https://github.com/soham9284/100_days_of_verilog
• Owner: soham9284
• Created: 2024-09-15T08:47:47.000Z (5 months ago)
• Default Branch: main
• Last Pushed: 2025-01-23T10:37:59.000Z (11 days ago)
• Last Synced: 2025-01-23T11:31:20.524Z (11 days ago)
• Topics: verilog, verilog-hdl, vlsi-design, xilinx-vivado
• Language: Verilog
• Homepage:
• Size: 3.48 MB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
# 100_Days_of_Verilog