https://github.com/somecat1996/HomeworkOfVerilog

A project contains all my Verilog class' homework.
https://github.com/somecat1996/HomeworkOfVerilog

Last synced: 5 months ago
JSON representation

A project contains all my Verilog class' homework.

• Host: GitHub
• URL: https://github.com/somecat1996/HomeworkOfVerilog
• Owner: somecat1996
• Created: 2018-03-04T16:20:48.000Z (about 7 years ago)
• Default Branch: master
• Last Pushed: 2018-03-04T16:30:19.000Z (about 7 years ago)
• Last Synced: 2024-05-22T19:33:05.796Z (11 months ago)
• Language: Verilog
• Size: 124 KB
• Stars: 0
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project

• awesome-scs - 2017 - HomeworkOfVerilog