https://github.com/soumyadip007/vhdl-modelsim-altera-simulator-coa

VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.
https://github.com/soumyadip007/vhdl-modelsim-altera-simulator-coa

computerarchitecture simulation vhdl-code

Last synced: 8 months ago
JSON representation

VHDL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits. VHDL can also be used as a general purpose parallel programming language.

• Host: GitHub
• URL: https://github.com/soumyadip007/vhdl-modelsim-altera-simulator-coa
• Owner: soumyadip007
• Created: 2019-04-17T18:27:18.000Z (over 6 years ago)
• Default Branch: master
• Last Pushed: 2019-12-01T07:55:14.000Z (almost 6 years ago)
• Last Synced: 2025-01-06T00:13:04.566Z (9 months ago)
• Topics: computerarchitecture, simulation, vhdl-code
• Homepage:
• Size: 78.1 KB
• Stars: 4
• Watchers: 0
• Forks: 1
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

          
# VHDL-Modelsim-Altera-Simulator-COA

https://drive.google.com/drive/folders/1FpDX877rbFLOxgtfdLhBflT9nhlNBhD3