https://github.com/srijanshetty/alu

A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization
https://github.com/srijanshetty/alu

Last synced: about 2 months ago
JSON representation

A simple ALU created in Verilog as a part of Project work in CS220: Computer Organization

• Host: GitHub
• URL: https://github.com/srijanshetty/alu
• Owner: srijanshetty
• Created: 2013-03-23T04:24:17.000Z (about 12 years ago)
• Default Branch: master
• Last Pushed: 2013-03-23T04:27:34.000Z (about 12 years ago)
• Last Synced: 2025-01-17T19:51:26.707Z (3 months ago)
• Language: Verilog
• Homepage:
• Size: 139 KB
• Stars: 2
• Watchers: 2
• Forks: 1
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
ALU

===

A ALU created by team segfault for College project