https://github.com/taichi-ishitani/rice

https://github.com/taichi-ishitani/rice

risc-v riscv systemverilog uvm

Last synced: 5 days ago
JSON representation

• Host: GitHub
• URL: https://github.com/taichi-ishitani/rice
• Owner: taichi-ishitani
• License: apache-2.0
• Created: 2023-07-03T13:09:24.000Z (over 1 year ago)
• Default Branch: master
• Last Pushed: 2023-09-15T07:47:35.000Z (over 1 year ago)
• Last Synced: 2024-12-11T13:29:08.475Z (12 days ago)
• Topics: risc-v, riscv, systemverilog, uvm
• Language: SystemVerilog
• Homepage:
• Size: 273 KB
• Stars: 7
• Watchers: 2
• Forks: 2
• Open Issues: 0

Awesome Lists containing this project