https://github.com/thesupercd/ee5516_vlsi_architectures

https://github.com/thesupercd/ee5516_vlsi_architectures

Last synced: 6 months ago
JSON representation

• Host: GitHub
• URL: https://github.com/thesupercd/ee5516_vlsi_architectures
• Owner: TheSUPERCD
• License: mit
• Created: 2021-03-21T18:07:25.000Z (over 4 years ago)
• Default Branch: main
• Last Pushed: 2021-04-20T18:34:21.000Z (over 4 years ago)
• Last Synced: 2025-02-10T12:43:22.683Z (8 months ago)
• Language: Verilog
• Size: 45.9 KB
• Stars: 1
• Watchers: 2
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

README

          
# EE5516_VLSI_Architectures