https://github.com/tm90/verilogexercise

Verilog Exercises for University
https://github.com/tm90/verilogexercise

Last synced: about 2 months ago
JSON representation

Verilog Exercises for University

• Host: GitHub
• URL: https://github.com/tm90/verilogexercise
• Owner: TM90
• Created: 2013-11-22T13:08:41.000Z (about 11 years ago)
• Default Branch: master
• Last Pushed: 2014-01-28T10:56:01.000Z (almost 11 years ago)
• Last Synced: 2023-08-04T01:02:32.027Z (over 1 year ago)
• Language: Verilog
• Size: 551 KB
• Stars: 0
• Watchers: 3
• Forks: 0
• Open Issues: 0
• Metadata Files:
  • Readme: README.md

Awesome Lists containing this project

README

        
VerilogExercise

===============

Verilog Exercises for University