https://github.com/tmahlburg/mriscv

simple, modular rv32i implementation (WIP)
https://github.com/tmahlburg/mriscv

risc-v riscv riscv32 rv32i verilog verilog-hdl

Last synced: about 2 months ago
JSON representation

simple, modular rv32i implementation (WIP)

• Host: GitHub
• URL: https://github.com/tmahlburg/mriscv
• Owner: tmahlburg
• Created: 2022-07-10T20:53:46.000Z (over 2 years ago)
• Default Branch: main
• Last Pushed: 2022-09-23T12:03:21.000Z (over 2 years ago)
• Last Synced: 2024-10-13T01:31:04.191Z (3 months ago)
• Topics: risc-v, riscv, riscv32, rv32i, verilog, verilog-hdl
• Language: Verilog
• Homepage:
• Size: 56.6 KB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0
• Metadata Files:

Awesome Lists containing this project