https://github.com/tommythorn/verilog-sim-bench

Verilog simulation workload extracted from Reduceron
https://github.com/tommythorn/verilog-sim-bench

Last synced: about 5 hours ago
JSON representation

Verilog simulation workload extracted from Reduceron

• Host: GitHub
• URL: https://github.com/tommythorn/verilog-sim-bench
• Owner: tommythorn
• Created: 2020-06-12T00:31:26.000Z (over 4 years ago)
• Default Branch: master
• Last Pushed: 2020-06-12T00:31:40.000Z (over 4 years ago)
• Last Synced: 2025-01-11T16:16:20.560Z (5 days ago)
• Language: Verilog
• Size: 230 KB
• Stars: 1
• Watchers: 1
• Forks: 0
• Open Issues: 0

Awesome Lists containing this project