https://github.com/ucsc-vama/essent

high-performance RTL simulator
https://github.com/ucsc-vama/essent

chisel firrtl rtl scala

Last synced: 13 days ago
JSON representation

high-performance RTL simulator

• Host: GitHub
• URL: https://github.com/ucsc-vama/essent
• Owner: ucsc-vama
• License: other
• Created: 2019-10-17T23:02:26.000Z (about 5 years ago)
• Default Branch: master
• Last Pushed: 2024-06-19T22:28:54.000Z (5 months ago)
• Last Synced: 2024-07-31T22:35:55.875Z (3 months ago)
• Topics: chisel, firrtl, rtl, scala
• Language: Scala
• Homepage:
• Size: 1020 KB
• Stars: 125
• Watchers: 8
• Forks: 12
• Open Issues: 1
• Metadata Files:
  • Readme: README.md
  • License: LICENSE

Awesome Lists containing this project

• awesome-hdl - essent - firrtl to optimized C++ transpiler (HDL simulators and compilers)
• awesome-opensource-hardware - essent